International Journal of Circuit, Computing and Networking

P-ISSN: 2707-5923, E-ISSN: 2707-5931
Printed Journal   |   Refereed Journal   |   Peer Reviewed Journal

2024, Vol. 5, Issue 1, Part A

Latency reduction techniques in SDN-based wide area networks


Author(s): Qing Zhou and Sheng-Hua Tan

Abstract:
Software-Defined Networking (SDN) has revolutionized the management and operation of Wide Area Networks (WANs) by introducing centralized control and programmability. Despite these advancements, latency remains a critical issue, impacting the performance and efficiency of SDN-based WANs. This research article explores various techniques for reducing latency in SDN-based WANs, including intelligent traffic engineering, edge computing integration, advanced routing algorithms, and data plane optimization. The study provides a comprehensive analysis of these techniques, their implementation, and their impact on network performance.


DOI: 10.33545/27075923.2024.v5.i1a.62

Pages: 18-23 | Views: 92 | Downloads: 44

Download Full Article: Click Here

International Journal of Circuit, Computing and Networking
How to cite this article:
Qing Zhou, Sheng-Hua Tan. Latency reduction techniques in SDN-based wide area networks. Int J Circuit Comput Networking 2024;5(1):18-23. DOI: 10.33545/27075923.2024.v5.i1a.62
International Journal of Circuit, Computing and Networking

International Journal of Circuit, Computing and Networking

International Journal of Circuit, Computing and Networking
Call for book chapter
Journals List Click Here Research Journals Research Journals